

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/777,457	02/12/2004	Marco Pasotti	S1022.81104US00	2275
23628 7	590 01/19/2006	EXAMINER		INER
WOLF GREENFIELD & SACKS, PC		PHAN, TI	RONG Q	
FEDERAL RESERVE PLAZA				
600 ATLANTIC AVENUE			ART UNIT	PAPER NUMBER
BOSTON, MA	A 02210-2211		2827	

DATE MAILED: 01/19/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/777,457	PASOTTI ET AL.			
		Examiner	Art Unit			
		TRONG PHAN	2827			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address			
WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATES as ions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 16(a). In no event, however, may a reply be tim rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on <u>09 No</u>	ovember 2005				
	This action is FINAL . 2b) This action is non-final.					
•=	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
٠,٠	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Dispositi	on of Claims	,				
_	4)⊠ Claim(s) <u>1-32</u> is/are pending in the application.					
•	4a) Of the above claim(s) is/are withdrawn from consideration.					
	Claim(s) is/are allowed.					
-	☑ Claim(s) is/are allowed. ☑ Claim(s) <u>1-32</u> is/are rejected.					
·						
· _						
·		o construction in the cons				
	on Papers					
•	The specification is objected to by the Examine		_			
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.						
	Applicant may not request that any objection to the					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority ι	ınder 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachmen	• •	a□				
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da				
3) 🔲 Inforr	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date		atent Application (PTO-152)			

Application/Control Number: 10/777,457 Page 2

Art Unit: 2827

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Pollachek, 4,648,074, in view of Lee et al., 5,909,405, Garni et al., 6,621,729, and Passotti et al., 6,535,428.

Pollachek, 4,648,074, discloses in Fig. 3 a NAND-stack of read only memory (ROM) device (see lines 24-27, column 1) comprising:

Regarding claims 1, 4-6, 9, 11-13, 19-22, 26 and 30-32 memory cell array 30;

reference memory cell array 31;

differential amplifier 22 which reads on the output comparator as recited in claims 1, 11 and 26;

first load PMOS transistor PTR for connection between supply terminal VDD and an input terminal of differential amplifier 22 and being connected to reference cell array 31;

second load PMOS transistor PT1;

a control circuit (not shown) for proving the precharge PC to the control gate electrode of both first and second PMOS transistors PT1 and PTR:

Application/Control Number: 10/777,457

Art Unit: 2827

a plurality of sense amplifiers, as shown in Fig. 5, which read on the read/write circuit as recited in claim 12; wherein:

the operating power supply voltage VDD, for example, 5 volts (see lines 60-61, column 3), which is for example, therefore, it can be low less than 1.5 volts as recited in claims 30-31 depending the design operating parameters for the device as well as the size of the PMOS load transistors as well known in the art; or when depletion PMOS transistor being used, the low power supply voltage VDD of less than 1.5 volts as recited in claims 30-31 will be applied since the threshold voltage of depletion PMOS transistors being of –6 volts for logic "1" and –3 volts for logic "0" (see lines 38-63, column 9)

NMOS transistors could also be used instead of PMOS transistors with appropriate care for the polarity of operating potential (see lines 64-68, column 9).

What is not shown in Figs. 3 and 5 of Pollachek, 4,648,074, is the nonvolatile memory cell as recited in claims 1, 4-6, 9, 11-13, 19-22, 26 and 30-32.

Lee et al., 5,909,405, discloses the teaching that NAND-type read only memory is referred to as nonvolatile memory (see lines 11-14, column 1).

In view of Lee et al., 5,909,405, the NAND-stack of read only memory (ROM) device in Figs. 3 and 5 of Pollachek, 4,648,074, is obviously a nonvolatile memory device.

What is not shown in Figs. 3 and 5 of Pollachek, 4,648, 074, which is modified

Application/Control Number: 10/777,457

Art Unit: 2827

by Lee et al., 5,908,405, is the feedback amplifier as recited in claims 2-3, 7, 10, 14-18 and 23-27.

Garni et al., 6,621,729, discloses in Fig. 1 the teaching of using feedback operational amplifier 12 having a first input connected to the drain of PMOS load transistor 14 and a second input connected to a reference voltage VREF which can be a bandgap voltage as well known in the art.

It would have been obvious under 35 USC 103(a) to one of ordinary skill in the art at the time of the present invention was made to utilize the feedback operational amplifier 12 in Fig. 1 of Garni et al., 6,621,729, for providing bias voltage (see lines 20-22, column 2 of Garni et al., 6,621,729) to the control gates of both load PMOS transistors PT and PTR in Figs 3 and 5 of Pollachek, 4,648,074.

One of ordinary skill in the art also would have known to utilize two feedback operational amplifiers 12 in Fig. 1 of Garni et al., 6,621,729, for provide the bias voltage separately to each of control gates of load PMOS transistors PT and PTR in Figs 3 and 5 of Pollachek, 4,648,074, as recited in claim 23.

What is not shown in Figs. 3 and 5 of Pollachek, 4,648,074, which is modified by Lee et al., 5,908,405, and Garni et al., 6,621,729, is the first and second voltage limiters as recited in claim 8 which either limiter comprising a third transistor having an inverter coupled to a gate and a conducting terminal as recited in claim 29.

Pasotti et al., 6,535,428, discloses in Fig. 1 the teaching of using NMOS transistors MN1 connecting load MP1 and memory cells MC and NMOS transistor MN2 connecting between load transistor MP2 and reference memory cells CR. Also,

Art Unit: 2827

as shown in Fig. 2, each of NMOS transistors MN1 and MN2 is controlled by a feedback inverter INV1 (it should be noted that Fig. 2 does show only circuit branch 11 (see lines 59-65, column 8).

It would have been obvious under 35 USC 103(a) to one of ordinary skill in the art at the time of the present invention was made to utilize a first set of NMOS transistor MN1 and inverter INV for connecting between PMOS load transistor PT and memory cells 30 and a second set of NMOS transistor MN1 and inverter INV for connecting between PMOS load transistor PTR and reference memory cells 31 in Figs. 3 and 5 of Pollachek, 4,648,074, which is modified by Lee et al., 5,908,405, and Garni et al., 6,621,729, for the purpose of keeping the drain voltage of the memory cells 30 as well as the drain voltage of the reference memory cells 31 in Figs. 3 and 5 of Pollachek, 4,648,074, as a predetermined value (see lines 10-24, column 5 of Pasotti et al., 6,535,428) such as the first and second voltage limiters as recited in claims 8 and 29.

Conclusion

3. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not

mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Response to Arguments

4. Applicant's arguments with respect to claims 1-32 have been considered but are most in view of the new ground(s) of rejection.

In view of the feature "a first load for connection between a supply terminal and an input terminal of an output comparator" as newly added to independent claim 1 and the addition of new claims 13-32 without canceling the rejected claims, the last office action of 7/7/05 has been withdrawn. A necessitated new ground of rejection has been set forth and made FINAL as above.

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to TRONG PHAN whose telephone number is (571) 272-1794. The examiner can normally be reached on M-F (8:30-5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, AMIR ZARABIAN can be reached on (571)272-1852. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for

Application/Control Number: 10/777,457 Page 7

Art Unit: 2827

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TRONG PHAN
PRIMARY EXAMINER